

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/625,902	07/24/2003	Hideyuki Otake	OKI.556	1200
20987 7:	590 03/31/2006		EXAMINER	
VOLENTINE FRANCOS, & WHITT PLLC			JEANGLAUDE, JEAN BRUNER	
ONE FREEDOM SQUARE 11951 FREEDOM DRIVE SUITE 1260			ART UNIT	PAPER NUMBER
RESTON, VA		30	2819	

DATE MAILED: 03/31/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

			~
	Application No.	Applicant(s)	
	10/625,902	OTAKE, HIDEYUKI	
Office Action Summary	Examiner	Art Unit	
	Jean B. Jeanglaude	2819	
The MAILING DATE of this commun	nication appears on the cover sheet with	the correspondence address	
• •		NITHON OR THEFTY (OO) RAYO	
A SHORTENED STATUTORY PERIOD F WHICHEVER IS LONGER, FROM THE N - Extensions of time may be available under the provisions after SIX (6) MONTHS from the mailing date of this comr - If NO period for reply is specified above, the maximum st - Failure to reply within the set or extended period for reply Any reply received by the Office later than three months earned patent term adjustment. See 37 CFR 1.704(b).	MAILING DATE OF THIS COMMUNICA s of 37 CFR 1.136(a). In no event, however, may a rep munication. tatutory period will apply and will expire SIX (6) MONTH will, by statute, cause the application to become ABAI	ATION. ly be timely filed AS from the mailing date of this communication. NDONED (35 U.S.C. § 133).	
Status			
1) Responsive to communication(s) file	ed on RCE filed on 3-21-06.		
	2b)⊠ This action is non-final.		
3) Since this application is in condition	for allowance except for formal matter	s, prosecution as to the merits is	
closed in accordance with the practi	ice under <i>Ex parte Quayle</i> , 1935 C.D.	11, 453 O.G. 213.	
Disposition of Claims			
4)⊠ Claim(s) <u>1, 3, 5 – 7, 8, 10, 12 - 15, 1</u>	17. 19. 20.21 is/are pending in the appl	ication.	
4a) Of the above claim(s) is/a			_
5) Claim(s) is/are allowed.			
6)⊠ Claim(s) <u>1, 3, 5 – 7, 8, 10, 12 - 15, 1</u>	<u>/7, 19, 20,21</u> is/are rejected.		
7) Claim(s) is/are objected to.			
8) Claim(s) are subject to restric	ction and/or election requirement.		
Application Papers			
9) The specification is objected to by th	e Examiner.		
10) The drawing(s) filed on is/are:	a) accepted or b) objected to by	the Examiner.	
	ction to the drawing(s) be held in abeyance		
	the correction is required if the drawing(s)		
11) ☐ The oath or declaration is objected to	by the Examiner. Note the attached (Office Action or form PTO-152.	
Priority under 35 U.S.C. § 119	·		
12) ☐ Acknowledgment is made of a claim a) ☐ All b) ☐ Some * c) ☐ None of:	for foreign priority under 35 U.S.C. § 1	19(a)-(d) or (f).	
1. Certified copies of the priority	documents have been received.		
	documents have been received in App	<u> </u>	
	of the priority documents have been re	ceived in this National Stage	
* See the attached detailed Office actio	nal Bureau (PCT Rule 17.2(a)).		
See the attached detailed Office actio	in for a list of the certified copies not re	ceivea.	
Attachment(s)			
) Notice of References Cited (PTO-892)	4) 🔲 Interview Sun		
 Notice of Draftsperson's Patent Drawing Review (P Information Disclosure Statement(s) (PTO-1449 or 	·	Mail Date rmal Patent Application (PTO-152)	
Paper No(s)/Mail Date	6) Other:		

Application/Control Number: 10/625,902 Page 2

Art Unit: 2819

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 3, 5 6, 8, 10, 12, 13, 15, 17, 19, 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Brunolli et al. (US Patent Number 6,201,491).
- 3. Regarding claim 1, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) comprising: a first potential terminal (V_{CC}) for supplying a first potential; a second potential terminal (the ground) for supplying a second potential; an output node (output) for outputting an analog signal (figs. 3, 5); a first resistor circuit (302, fig. 3; 902, fig. 5) having a plurality of first resistors connected in series between a first node and the output node through a plurality of first connecting points (figs. 3, 5); a first switching circuit (S9,...S12) having a plurality of P-channel type MOS transistors each of which is connected directly to the first potential terminal (V_{CC}), and to respective ones of the first connecting points and the first node (figs. 3, 5) [col. 4, lines 45 - 51]; a second resistor circuit (306, fig. 3; 906, fig. 5) having a plurality of second resistors connected in series between a second node and the output node through a plurality of second connecting points (figs. 3, 5); a second switching circuit (S1,...,S4) having a plurality of N-channel type MOS transistors each of which is connected between directly to_the second potential terminal (the ground), and to respective ones_of the second connecting points and the second node (figs. 3, 5) [col. 4, lines 45 – 51]; and a control

Art Unit: 2819

circuit (col. 6, lines 6 – 16) connected to the first and second switching circuits for controlling P-channel type MOS transistors and the N-channel type MOS transistors [col. 4, lines 45 – 51].

- 4. Regarding claim 3, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) wherein the second switching circuit (S1,...,S4) further has a an N-channel type MOS transistor connected between the second potential terminal and the output node (figs. 3, 5) [col. 4, lines 45 51].
- 5. Regarding claim 5, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) wherein the control circuit includes a first decoder for controlling the P-channel type MOS transistors [the first switches] [col. 4, lines 45 51] and a second decoder for controlling the N-channel type MOS transistors [the second switches] [col. 4, lines 45 51] (col. 6, lines 6 16).
- 6. Regarding claim 6, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5), wherein the first potential is a reference potential (Vcc =Vref) and the second potential is a ground potential (ground) (col. 6, lines 17, 18).
- Regarding claim 8, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) comprising: a first potential terminal (V_{CC}) supplying a first potential; a second potential terminal (the ground) supplying a second potential; an output node (the output) providing an analog signal; a plurality of first resistors (302, fig. 3; 902, fig. 5) connected in series between a first node and the output node, the first resistors being connected to each other at a plurality of first connecting points (figs. 3, 5); a plurality of P-channel type MOS transistors (S9,...S12) each of which is connected directly to the

Art Unit: 2819

first potential terminal (Vcc), and to respective ones of the first connecting points and the first node (figs. 3, 5) [coi. 4, lines 45 - 51]; a plurality of second resistors (306, fig. 3; 906, fig. 5) connected in series between a second node and the output node, the second resistors being connected to each other at a plurality of second connecting points (figs. 3, 5); a plurality of N-channel type MOS transistors (S1,...,S4) each of which is connected directly to the second potential terminal (the ground), and to respective one of the second connecting points and the second node (figs. 3, 5) [col. 4, lines 45 - 51]; and a control circuit connected to control the P-channel type MOS transistors and the N-channel type MOS transistors (col. 6, lines 6 - 16) [col. 4, lines 45 - 51].

- 8. Regarding claim 10, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5), further comprising an additional N-channel type MOS transistor (S1,..., S4) connected between the second potential terminal and the output node (figs. 3, 5) [col. 4, lines 45 51].
- 9. Regarding claim 12, Brunolli et al. discloses a digital--to-analog converting circuit wherein the control circuit includes a first decoder for controlling the P-channel type MOS transistor and a second decoder for controlling the N-channel type MOS transistors (col. 6, lines 6 16) [col. 4, lines 45 51].
- 10. Regarding claim 13, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5), wherein the first potential is a reference potential (Vcc=Vref) and the second potential is a ground potential [ground] (col. 6, lines 17, 18).
- 11. Regarding claim 15, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) comprising: a first potential terminal (Vcc) supplying a first potential; a second

Art Unit: 2819

potential terminal (ground) supplying a second potential; an analog node providing an analog signal (tine node at the output); a plurality of first resistors (302, fig. 3; 902, fig. 5) connected in series between a first node and the analog node through a plurality of first connecting nodes (figs. 3, 5); a plurality of P-channel type MOS transistors (S9,...S12) each of which is connected directly to the first potential terminal, and to respective ones of the first connecting nodes and the first node (figs. 3, 5) [col. 4, lines 45 – 51]; a plurality of second resistors (306, fig. 3; 906, fig. 5) connected in series between a second node and the output node through a plurality of second connecting nodes (figs. 3, 5); a plurality of N-channel type MOS transistors (S1,...,S4) each of which is connected directly to_the second potential terminal, and to respective ones_of the second connecting nodes and the second node (figs. 3, 5) [col. 4, lines 45 – 51]; and a control circuit connected to control the P-channel type MOS transistors and the N-channel type MOS transistors (col. 6, lines 6 – 16) [col. 4, lines 45 – 51].

- 12. Regarding claim 17, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5) further comprising an additional N-channel type MOS transistors (S1,...,S4) connected between the second potential terminal and the output node (figs. 3, 5) [col. 4, lines 45 51].
- 13. Regarding claim 19, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5), wherein the control circuit includes a first decoder for controlling P-channel type MOS transistors and a second decoder for controlling the N-channel type MOS transistors (col. 6, lines 6 16).

Application/Control Number: 10/625,902 Page 6

Art Unit: 2819

14. Regarding claim 20, Brunolli et al. discloses a digital-to-analog converting circuit (figs. 3, 5), wherein the first potential is a reference potential (Vcc=Vref) and the second potential is a ground potential (col. 6, lines 17, 18).

Claim Rejections - 35 USC § 103

- 15. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 16. Claims 7, 14, 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Brunolli et al. (US Patent Number 6,201,491) in view Leung et al. (US Patent Number 6,400,300).
- 17. Regarding claims 7, 14, 21, Brunolli et al. discloses all the limitations as discussed above except the digital-to-analog converting circuit comprising an amplifier connected to the output node for amplifying analog signal. However, Leung et al., in a related field, discloses a DAC (figs. 1) comprising an amplifier (26) connected to the output node for amplifying analog signal (fig. 1). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Brunolli et al.'s system with that of Leung et al. in order to carry out conversion process.

Art Unit: 2819

Conclusion

Any inquiry concerning this communication or earlier communications from the

Page 7

examiner should be directed to Jean B. Jeanglaude whose telephone number is 571-

272-1804. The examiner can normally be reached on Monday - Friday 7:30 A. M. - 5:00

P.M.,

If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Rexford Barnie can be reached on 571-272-7492. The fax phone number

for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Jean Bruner Jeanglaude

Primary Examiner March 29, 2006

Han Brunen Hanslande